7
10.Timing Characteristics
Write cycle (Ta=25, VDD=5.0V)
Parameter
Symbol
Test pin
Min.
Typ.
Max.
Unit
Enable cycle time
tc
500 - -
Enable pulse width
tw
300 - -
Enable rise/fall time
tr, tf
E
--25
RS; R/W setup time
tsu1
100 - -
RS; R/W address hold
time
th1
RS; R/W
RS; R/W
10 - -
Read data output delay
tsu2
60 - -
Read data hold time
th2
DB0~DB7
10 - -
ns
Write mode timing diagram
tc
tsu2
th2
VALID DATA
VIL1
VIH1
VIL1
VIH1
VIH1
tr
tw
tsu1
VIL1
VIL1
VIL1
VIH1
th1
VIH1
VIL1
VIL1
tf
th1
VIL1